The MIPS architecture supports up to four coprocessor units, used for memory management, floating-point arithmetic, and two undefined coprocessors for other tasks such as graphics accelerators.
Using FPGA (field-programmable gate arrays), custom coprocessors can be created for acceleration of particular processing tasks such as digital signal processing.
TLS/SSL accelerators, used on servers.
Some multi-core chips can be programmed so that one of their processors is the primary processor, and the other processors are supporting coprocessors.
No comments:
Post a Comment